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Delay line ADCs become more and more attractive with technology
scaling to smaller dimensions with lower voltages. Time domain resolution
can be increased by high speed delay cells. A GHz sampling rate can be easily
achieved with low power. However, linearity, which has always been an issue,
becomes a problem with longer delay lines. Resolutions of reported delay-line
ADCs are hardly more than 4 bits with sampling rates of hundreds of MHz.
Thus, this dissertation addresses the linearity issue of delay line ADCs.
First, a novel 11-bit hybrid ADC using flash and delay line architec-
tures, where a 4-bit flash ADC is followed by a 7-bit delay-line ADC, is pro-
posed. In this structure, the noise/error of the second stage delay-line ADC
is attenuated at the hybrid ADC output, such that the overall performance
would not be limited by the poor linearity of the delay-line ADC. The achieved
figure of merit (FOM) of 33.8 fJ/conversion-step is competitive with state-of-
the-art ADCs. Furthermore, the proposed ADC inherits accuracy and high
speed from the flash ADC and the delay-line ADC, respectively. The inherited
advantages strongly support the scalability of the proposed ADC to provide a
vii
better performance with low power in further scaled fabrication processes.
Second, in order to remove the harmonic distortion of delay-line ADC,
we present a technique which extends harmonic distortion correction (HDC)
to digitally calibrate a delay-line ADC. In our simulation results, digital cal-
ibration improves SNDR from 25.6 dB to 42.5 dB by averaging 227 sample
points, which corresponds to a 0.86 second calibration time.
Last, a multiple-pass delay line ADC is proposed to improve overall
ADC performance in terms of speed and resolution. In this structure, a
multiple-pass delay cell can be early triggered by the previous cell to increase
speed. Also, phase interpolation is used to improve the effective number of
bits. The design is designed and simulated in a commercial 40nm process
technology. With 500MHz sampling rate, the multiple-pass delay line ADC
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Analog-to-digital converters (ADCs) are widely used in many applica-
tions, such as high-definition video systems, mobile communication devices,
and local/wide area network equipment. High-resolution, high-speed and low
power analog-to-digital converters are required to meet stringent demands for
resolution, speed, and power-efficiency.
However, with the continued improvement of integrated circuit fabrica-
tion technology, the nanoscale regime comes with various complex effects which
impede analog circuit scaling [16, 24]. In particular, the finite intrinsic gain
of transistors makes designing an analog circuit more challenging. In current
commercial sub-65nm processes, the intrinsic gain is less than 20, making am-
plifiers with gains of thousands difficult to design. In order to derive a high gain
amplifier, many sophisticated architectures with gain boosting, and multiple
stages are needed. However, this greatly increases the complexity of designs,
and the stability is also a concern. In addition, voltage scaling results in nois-
ier signals. Meanwhile, the relatively high threshold voltage greatly reduces
the available signal headroom in any sophisticated analog design. Therefore, a
new architecture or a new methodology is needed to eliminate the limitations
in the nanoscale era.
Furthermore, voltage-based ADCs, which includes flash, pipeline and
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successive approximation (SAR) ADCs have been widely studied for various
applications [2, 3, 5, 10, 25, 26, 42, 43, 47]. However, with advances in process
technology, voltage-based ADCs cannot be scaled down in terms of power and
speed as can digital circuits [40]. Flash ADCs usually use small feature sizes
to reduce the power consumption with a higher sampling rate. However, small
size devices have the mismatch issue among components due to process vari-
ations. In order to tackle the mismatch issue, several calibration techniques
are introduced, but calibration techniques are usually complex and require a
bigger area and power overhead. On the other hand, SAR ADCs need to uti-
lize the time-interleaved technique to achieve a high sampling rate, where a
calibration technique is needed to eliminate the mismatch among the parallel
paths. Therefore, the voltage-based ADCs cannot be scaled as well as digital
circuits when the process features shrink, although using smaller devices im-
plies that a faster sampling rate can be easily achieved, and lowering supply
voltage can reduce power consumption.
Time-domain analog-to-digital conversion techniques, which include
the voltage-to-time-to-digital approach and the voltage-to-delay-to-digital ap-
proach, have recently become attractive, especially for nanoscale technolo-
gies [16, 24, 40]. The voltage-to-time-to-digital conversion utilizes a voltage-
to-time converter and a time-to-digital converter (TDC) to digitize the input
signal, shown in Figure 1.1(a). According to the structure of the TDC, dif-
ferent resolutions can be derived. Figures 1.1(b) and 1.1(c) show two types of
TDC structure, basic and vernier. The time resolution of the basic structure
is the buffer delay, D, while the time resolution of the vernier structure is the
difference between the two delay cells, δ, which is much smaller than the buffer









     Converter
Time to Digital
     Converter
Figure 1.1: (a) The diagram of voltage-to-time-to-digital ADCs. (b) Basic
structure of TDCs. (c) Vernier structure of TDCs.
the delay of buffers instead of the time window. Figure 1.2 shows a diagram of
a voltage-to-delay-to-digital ADC, where the input voltage is digitized by the
number of delay cells that the signal passes through in a fixed time window.
Generally, time-domain ADCs receive advantages from advances in fabrica-
tion technology. A GHz sampling rate can be easily derived [24, 40]. However,
non-linearity is still an issue, so that the resolution is hardly more than 4 bits
with a hundred MHz sampling rate. Therefore, this dissertation addresses the
linearity issue of delay-line ADCs.
1.2 Motivation and Goals
In order to overcome the design challenge of delay-line ADCs, this dis-
sertation introduces a novel hybrid architecture and a multiple-pass delay line
3
Figure 1.2: The diagram of voltage-to-delay-to-digital ADCs.
ADC; digital calibration techniques are also discussed. In this section, we
will discuss our motivation and goals of the new architecture and calibration
techniques.
1.2.1 New Architecture and Design
With the process technology improvements, voltage based ADCs, in-
cluding flash ADC and SAR ADCs, cannot scale as well as digital circuits.
Also, although time-domain ADCs benefit from advances in fabrication tech-
nology, non-linearity is still a big concern. Nonetheless, the linearity of voltage-
based ADCs is very good, while time-domain ADCs can easily operate at a
GHz sampling rate. Currently, several different architectures have been stud-
ied [27, 34, 43] to utilize the advantages of voltage based ADCs and time-
domain ADCs. Mesgarani et al. proposed a 5-bit delay-based pipelined ADC
in [27], which benefits from the high speed of delay cells. Verbruggen et al.
presented a 11-bit interleaved pipelined SAR ADC [43], which exploits the
high accuracy of SAR ADCs. Sanyal et al. designed a hybrid SAC-VCO ∆Σ
ADC [34], which uses the advantages of the high speed of delay cells and the
high accuracy of SAR ADCs. In this dissertation, we propose a novel low
power 11-bit hybrid ADC architecture, where a 4-bit flash ADC is followed by
a 7-bit delay-line ADC [22]. In this structure, the first-stage 4-bit flash ADC
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first provides a very accurate result, while the second-stage 7-bit delay-line
ADC quantizes the residue of the first stage ADC in 1.6 ns. Thus, this hybrid
ADC can inherit accuracy and high speed from the flash ADC and the delay-
line ADC, respectively, such that the overall performance would not be limited
by the poor linearity of the delay-line ADC, since the noise of the second stage
delay-line ADC is greatly attenuated at the ADC output.
Also, a multiple-pass delay line ADC with a phase interpolation tech-
nique is presented to further increase the speed and the resolution of delay-line
ADCs such that the overall ADC performance can be improved. The multiple-
pass structure has been used in the ring oscillator of a phase-lock loop (PLL).
In this structure, multiple-pass delay cells are triggered early by the previous
cells to increase speed. Also, phase interpolation is employed to generate extra
phases from the outputs of neighboring delay cells with the same frequency
such that the number of bits is increased. Therefore, the overall performance
of the multiple-pass delay line ADCs with the phase interpolation technique
can be improved in term of speed and resolution.
1.2.2 Digital Calibration Technique
With continued advances in integrated circuit fabrication technology,
operation speed, area, and power have been significantly improved. Mean-
while, many accompanying complex effects impede analog circuit scaling [16,
21, 24]. Nonetheless, the increased density and speed of the transistors can,
however, be exploited by using digital calibration to improve the precision of
analog circuits. Figure 1.3 shows that the transistor counts in microprocessors
increases exponentially over time [45]. Digital calibration is a technique to
digitally estimate and cancel error/distortion and it has been widely used in
5
Figure 1.3: Microprocessor Transistor Counts 1971-2011 [45].
pipeline ADCs [9, 29, 30, 35]. Harmonic distortion correction (HDC) is one of
the digital calibration techniques which can effectively remove the harmonic
distortion of pipeline ADCs. In this dissertation, we extend harmonic dis-
tortion correction (HDC) to digitally calibrate a delay-line ADC [21] whose
performance is limited by its harmonic distortion.
1.3 Organization of the Dissertation
In the dissertation, the novel hybrid ADC is introduced in Chapter 2.
Chapter 3 presents our digital calibration techniques which extends HDC for
6
the calibration of a delay-line ADC. In Chapter 4, a multiple-pass delay-line
ADC is described. Last, the conclusions and directions for future work are
given in Chapter 5 and Chapter 6, respectively.
7
Chapter 2
A Novel 11-bit Hybrid ADC using Flash and
Delay Line Architectures
2.1 Background
In order to improve the linearity of delay-line ADCs, a novel hybrid
architecture is proposed in this Chapter. The proposed hybrid ADC uses a
2-stage pipeline structure where a 4-bit flash ADC is followed by a 7-bit delay
line ADC.
The pipeline structure has been widely used in analog-to-digital con-
version, especially for Nyquist sampling applications with high resolution and
high speed [29, 30]. The resolution is in the range of 10 to 16 bits and the
bandwidth is in the range of 15 to 250 MHz. Figure 2.1 shows an example
of a pipeline ADC which contains 6 stages. In each stage, the input, vin,k,
is quantized to a 4-bit digital number, xk[n], and then a 4-bit DAC converts
xk[n] to an analog signal. Finally, a residue amplifier amplifies the residue, vk,
by 8 and then sends the amplified residue to the next stage as input. After
the following stages complete the conversion, the sum of xk[n] and the result
of the next stage divided by 8 is sent to the previous stage. The noise in a
previous stage can be attenuated by 1/8 in the current stage. As a result, the
The project is supervised by Jacob A. Abraham. [22] H.-C. Lee and J. A. Abraham,
”A novel low power 11-bit hybrid ADC using flash and delay line architectures,” Design,





























































































































noise of the last stage can be mitigated by 1/85 at the output, xout[n].
Currently, many researchers have begun to study different architec-
tures [27, 43]. Mesgarani et al. proposed a 1.25 Gs/s 5-bit delay-based pipelined
ADC in [27], while Verbruggen et al. presented a 11-bit interleaved pipelined
SAR ADC with power consumption of 1.7mW and 250 MS/s sampling rate.
All of these also adopt the pipeline structure and attempt to benefit from
advances in process technology. In this chapter, we propose a 11-bit hybrid
ADC architecture, which is a 2-stage pipeline ADC where a 4-bit flash ADC
is followed by a 7-bit delay line ADC. In this structure, the first-stage 4-bit
flash ADC first provides a very accurate result, while the second-stage 7-bit
delay-line ADC quantizes the residue of the first stage ADC with a sampling
rate of hundreds of MHz. Intuitively, the error/noise in the second stage 7-bit
delay line ADC is attenuated by 1/8 in the overall output. A detailed analysis
is provided in Section 2.4. Therefore, the overall performance of the proposed
ADC cannot be hurt by the poor linearity of the delay-line ADC. Furthermore,
the proposed ADC inherits accuracy and power efficiency from the flash ADC
and the delay-line ADC, respectively. These inherited advantages strongly
support the scalability of the proposed ADC to provide better performance
with low power in further scaled fabrication processes.
The remainder of this chapter is organized as follows. Section 2.2 intro-
duces our hybrid ADC architecture. Section 2.3 presents the delay-line based
ADC. Section 2.4 discusses the noise sources of the hybrid ADC. The proposed
implementation is described in Section 2.5. Section 2.6 gives the simulation
results. Finally, concluding remarks are made in Section 2.7.
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2.2 Hybrid ADC architecture
Figure 2.2 shows the diagram of the hybrid ADC, where a 4-bit flash
ADC is followed by a 7-bit delay-line ADC. In the first stage, the 4-bit flash
ADC quantizes the input, vin to a 4 bit digital result, x1, and then the 4-bit
digital-to-analog converter (DAC) converts x1 to an analog signal, v1, where
v1 = x1 = vin+e1, and e1 is the quantization noise of the 4-bit flash ADC. Let
d1 denote the digital output corresponding to x1, where d1 ∈ {0, 1, 2, ..., 15}.
Then, x1 = d1/16 × VFS where VFS = max(vin) − min(vin). Next, between
the first stage and the second stage, a subtracter, implemented by a switched-
capacitor circuit, generates the residue of the flash ADC, vr = vin − v1, and
amplifies vr by 8X. In the second stage, the 7-bit delay-line ADC receives the
amplified residue, v′in from the first stage flash ADC, and quantizes v
′
in to x2.
Furthermore, x2 is divided by 8. Finally, x1 and x
′
2 = x2/8 are combined into










Figure 2.2: The hybrid ADC architecture.
Also, x2 is the quantization result of the delay line ADC but not the
11
number of delay cells the signal passes though in a given time T , NT . The





where m = NT (max(vin)) −
NT (min(vin)) and VFS = max(vin) − min(vin). Thus, we can derive xout =
x1 + x2/8 =
d1
16
× VFS + ( NTm+1 ×
VFS
2
)/8. For simplicity of implementation, the
overall digital output, dout is simplified to (m+ 1)d1 +NT . Note that m = 41
in the simulations that have been performed to evaluate the design.
2.3 Delay-line based ADC
In this section, we will discuss the second-stage delay-line ADC, which
is a voltage-to-delay-to-digital ADC shown in Figure 1.2. The delay of the
delay cells, Delay(vin), is controlled by input signal, vin. Thus, the number
of delay cells, NT (vin), the signal passes through in a fixed time, T , can be
written as NT (vin) = bT/Delay(vin)c where b•c denotes the floor function. In





where C is the capacitance at the charging node, VT is the switching threshold
voltage of the inverter, T0 is the extra delay caused by the inversion and I(vin)
is the current controlled by vin [33, 40, 44]. For short-channel MOSFETs in








1 + θ(vgs − vth)
(1 + λvds) (2.2)
where θ is the parameter for the short-channel effects related to velocity satu-
ration and mobility degradation due to the vertical field of the channel, and λ
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is the parameter for the channel modulation due to the drain-source voltage,
vds. From Equations 2.1 and 2.2, we know that NT (vin) is not linearly pro-
portional to the input, vin. Thus, NT (vin) can be rewritten in the following
form.
NT (vin) = ba0 + a1vin + a2v2in + a3v3in + ...c
where ai is the coefficient of the i-th term in the Taylor expansion of NT (vin).
Since the quantization result of the delay line, x2 equals
NT
m+1
× VFS, x2 can be
written as follows.








× VFS, and e2 is the quantization noise of the delay line ADC.
It shows that the delay line ADC introduces not only quantization noise, but
also harmonic distortions.
Figure 2.3 is the spectrum of a 7-bit delay line ADC with a 312.5 MHz
sampling rate and a 120 MHz sinusoidal wave input. (Note the period of a
cycle = 3.2 ns, and the duty cycle = 50%, whose time window is the same
as that of our second-stage delay-line ADC.) The SNDR is 28.7 dB, and the
spurious free dynamic range (SFDR) is 29.0 dB. This confirms that delay
line ADCs introduce not only quantization noise, but also harmonic distortion
which limits greatly the SNDR of delay line ADCs.
13



















Figure 2.3: The spectrum of a 7 bit delay ADC.
2.4 Noise sources of the hybrid ADC
To demonstrate the noise sources of the hybrid ADC, we first consider
the noise in the first stage flash ADC and then discuss the harmonic distortion
introduced by the second stage delay-line ADC, since Figure 2.3 also shows
that the third harmonic distortion of the delay line ADC limits the overall
resolution, while the others are under the noise floor. The total noise of the
hybrid ADC can be derived by combining these two contributions to noise.
2.4.1 Noise of the first stage flash ADC
With technology improvements, amplifers are becoming the dominating
noise source in a switched-capacitor circuit implemented in deep-submicron
CMOS technology. Therefore, a noise model is necessary to accurately consider




For noise estimation of the first stage flash ADC, the Cline-Gary model
with the parasitic loading effect is used [8, 11]. Figure 2.4 shows the singled
circuit diagram of the hybrid ADC with all noise sources. The gm block models
the residue amplifier, while r1, r2 and r3 represent the switch on-resistance. For
generality, we discuss an n-bit flash ADC, and use the derived noise equation to
calculate the noise of the first stage flash ADC. Thus, we know that Cs = 2
nCf .
Also, In this model, the loading from the amplifier, the comparators and the
switches and the wiring are formulated by two capacitors, Co at the output
node and Cg at the summing node. In addition, CL models the loading from
the second stage delay-line ADC.
Figure 2.4: Noise model of the first ADC.
At the architectural level, considering the dependences between the con-
version speed, the transcoductance of the amplifier, and the parastic-loading
effects, Cg and Co are defined by Cg ≈ Co ≈ η(2nCf ), where η denotes a speed
factor varying between 0 and 1 [8]. When the conversion speed is low, the
parasitic loading is not severe and the load of the residue amplifier is domi-
nated by the sampling capacitors. Thus, the speed factor, η, is small and can
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be set to 0. When the conversion speed is high, the analysis is more tech-
nology dependent. The relationship between η and the sampling rate can be
derived for a given technology. For the generality of analysis, the maximum
parasitic capacitance is set to equal the total sampling capacitance, i.e., Co ≈
Cg ≈ 2nCf or η = 1. Thus, a feedforward factor, α, can be defined as
α =
Cs
Cs + Cf + Cg
=
1
1 + 1/2n + η
(2.3)
and a feedback factor, β, can be derived as
β =
Cf
Cs + Cf + Cg
=
1/2n
1 + 1/2n + η
. (2.4)








, where Nop is the noise factor of the amplifier. For
long-channel devices, where the noise is mainly contributed by the input tran-
sistor, Nop = 2/3. For short-channel device, the noise factor, Nop is bigger
than 2/3 and usually set to 3. In addition, the residue amplifier in the first
stage ADC is implemented by a two stage folded-cascode amplifier, shown in
Figure 2.10. Current sources biased by Vb1, Vb4, and Vcmfb in Figure 2.10 gen-
erate noise at the output as much as the input devices, and the input devices
of the second stage also produce noise at the output. Thus, in this analysis,
Nop is assumed to be 6.
In this analysis, instead of accurate second-order effects, we consider a
first-order frequency response. In addition, the noise transfer function of the
switches, r1, r2, and r3, which are band-limited by the amplifier and deter-
mined by the low pass filter formed by the switch and the sampling capacitors,
16
can be calculated individually. Thus, the total noise floor of the first-stage
ADC can be estimated as follows.












r1 + r2 + r3
]
(2.5)
where the first term is the amplifier noise, and the rest are the switches noise.
Also, considering the settling speed of the switches with the settling speed of
the amplifier, we assume











where Cc is the compensation capacitance of the residue amplifier.








































+ 2n + 1 + Cf/CL
]
(2.8)
where BW denotes the bandwidth of the amplifier.
2.4.2 Noise and distortion of the second stage delay-line ADC
To demonstrate the noise and distortion of the delay-line ADC, we only
consider the third harmonic distortion introduced by the second stage delay-
line ADC, since Figure 2.3 also shows that the third harmonic distortion of
17
the delay line ADC limits the overall resolution, while the others are under
the noise floor. In this section, the first flash ADC is assumed ideal, since the
noise of the flash ADC, discussed in Section 2.4.1, can be added afterwards.
Thus, the quantization result of the delay line ADC, x2 can be simplified as
follows.
x2(vin) = vin + b3v
3
in + e2
Note that the even terms of harmonic distortions can be easily canceled in a
differential circuit. In Figure 2.2, we know that the input of the delay-line
ADC, v′in = 8e1. Thus, the quantization result, x2 can be written as follows.
x2(v
′




Then, the overall output, xout can be derived as follows.




= vin + 4× 82 × HD3× e31 + e2/8





Let NS1 and NS2 denote the terms from the harmonic distortion and
the quantization noise of the second-stage ADC, repectively, i.e. NS1 = 4 ×
82 × HD3 × e31 and NS2 = e2/8. We assume that the distributions of the
quantization noises of two ADCs are uniform. The power of NS1 and NS2,
PNS1 and PNS2 can be derived as follows.
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From Equations 2.9 and 2.10, we know that PNS2 is much bigger than
PNS1 . That implies that the quantization noise of the second-stage delay-
line ADC dominates the noise introduced by the harmonic distortion of the
delay-line ADC in the proposed hybrid ADC.
Also, the jitter noise analysis is important for a delay line. Jitter has
been widely studied in the design of ring oscillators [1, 15]. In each delay cell,
the jitter components are independent of each other, and the variance of the
jitter in time T is σ2T = κ
2T where κ is a proportionality constant determined
by circuit parameters [15]. Thus, jitter accumulates linearly with NT , the
number of delay cells the signal passes through in time T . For a delay cell
with delay D, the equivalent input voltage noise power corresponding to σ2T is
LSB2 · σ2T/D2 [24]. In our delay cell design, D ≈ 28 ps, and from simulation
results, we obtain σT = 3.54 ps. The jitter equivalent input noise power is
0.015 ·LSB2, which is significantly smaller than quantization noise and can be
ignored.
2.4.3 Total noise of the hybrid ADC



















+ 2n + 1 + Cf/CL
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denotes the noise of the front-end S/H circuit and N2 denotes the
noise from the second stage delay-line ADC. In our hybrid ADC, n = 3,
Cs = 300fF , Cc = 50fF , and CL ≈ Cs. Thus, in the situation of temperature
T = 300K and the speed factor η = 1, we can derive SNDR ≈ 52.9 dB and
ENOB ≈ 8.5 bits. For the differential input, the estimated SNDR ≈ 55.9 dB
and the esitmated ENOB ≈ 9.0 bits.
2.5 Proposed Implementation
The fundamental building blocks of the hybrid ADC are a sample and
hold (S/H) circuit, a 4-bit flash ADC, a 4-bit DAC, a subtracter, and a delay
line ADC, which will be described in the next subsections.
Figure 2.5 illustrates the timing diagram of the hybrid ADC. There are
three timing phases, φ1, φ2, and φ3 and Figure 2.6 shows a phase generation for
φ1, φ2, and φ3, where φ is a reference clock. First, the S/H circuit samples the
input signal in φ1, and then the Flash ADC starts to quantize and the DAC
converts the quantized result to an analog signal in φ2. In φ3, the subtracter
generates the amplified residue of the first stage, and meanwhile the S/H
circuit of the second stage holds the result. In φ1 of the next cycle, the second
stage delay-line ADC generates the fine result, while the S/H circuit of the
first stage is sampling the next input.
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Figure 2.5: Proposed timing diagram for the hybrid ADC.
2.5.1 S/H circuit
Figure 2.7 shows the diagram of the bootstrapped switch [2, 25]. At the
very beginning of each conversion cycle, the bootstrapped switch tracks the in-
put signal and then holds the signal value when the bootstrapped switch is off.
During tracking, the bootstrapped capacitor can ensure the gate-source volt-
age of the sampling transistor is at the supply voltage (VDD). That maintains
the on-resistance of the switch at a small value, so that the switch linearity is
improved.
2.5.2 4-bit Flash ADC and 4-bit DAC
The first stage of the hybrid ADC uses a 4-bit flash ADC to digitize the
input and then converts the digital result to an analog signal by a 4-bit DAC.
The 4-bit flash ADC is composed of 15 comparators, and each comparator
compares the input with a reference voltage. Figure 2.8 shows the diagram
of the comparator. First, the input signal is pre-amplified and then the re-
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Figure 2.6: Phases generation for φ1, φ2, and φ3.
generative latch compares the two inputs. Finally, the result is stored in the
D-latch. The gain of the pre-amplifier is ∼20 dB, which can lower the input
referred offset of the latch and attenuate kickback noise from the latch. The
DC tail current of the pre-amplifier is biased at 47 µA. In order to reduce the
power of the pre-amplifier, the bias voltage, Vbias is set to 250 mV after the
regenerative latch operates, which can significantly reduce the tail current to
5 µA. To ensure the pre-amplifier works properly, Vbias is restored to a normal
voltage at the time of 3.1 ns before the latch starts to work. Note that Vbias
when the latch does not operate is set to 250 mV rather than 0 mV, since the
restoration time of Vbias from 0 mV to the normal voltage is much longer and
the tail current has been greatly reduced when being biased to 250 mV.
Also, when Clk is high, the regenerative latch compares the two outputs
from the pre-amplifier and forces one output to high and the other to low
according to the comparison result. When Clk is low, the D-latch stores the
result, and meanwhile, the outputs of the regenerative latch are reset to high.




Figure 2.7: Bootstrapped switch.
bit DAC converts T<15:1> to a corresponding analog value according to two
neighboring bits, shown in the left-hand side of Figure 2.9, and the analog
signal is fed to the subtracter as an input, shown in the right-hand side of
Figure 2.9.
2.5.3 Subtracter
The right-hand side of Figure 2.9 shows the subtracter, which is a
switched-capacitor circuit, and whose inputs are the sampled signals of input,
vin and the DAC result. At the beginning of the conversion, φ1, the subtracter
samples vin, and then at φ3, the subtracter amplifies the difference of vin and
the DAC output by 8X, and connects the output to the second stage. Note
that Cs/Cf = 8.
Figure 2.10 shows the operational amplifier (OPAMP), which is a two-




Figure 2.8: The schematic of the comparator.
common-mode voltages are designed to be 0.55 V, and the differential inputs
of OPAMP is PMOS, while the inputs of the second stage is NMOS, since
the transition frequency of NMOS is higher, which allows the second pole of
OPAMP to be further from the first pole to improve the stability of OPAMP.
Also, a Miller-compensation capacitor is used to improve the stability of the
OPAMP. From the simulation results, the DC gain is around 60 dB for the
whole input range. The closed-loop bandwidth and the phase margin are 192
MHz and 76 degrees, respectively. The total integrated noise at output is 9.72
µV2, and then the input referred integrated noise is 0.179µV2. The OPAMP
consumes a DC power of around 264 µW.
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OPAMP
Figure 2.9: The 4-bit DAC and the subtracter.
2.5.4 Delay-line ADC
In this subsection, we will discuss the second stage delay-line ADC. The
delay cell is the core of the delay line ADC, which determines the speed and
the resolution of the delay line ADC. The delay cell used in this work is the
dual-input delay cell (DIDC), and the delay line is a weight-adjusted DIDC
chain [37]. Figure 2.11 shows the diagram of DIDC and a weight-adjusted
DIDC chain. Each DIDC with size M : 1 generates an extra virtual input
with ratio M : 1 between two input, in1 and in2, shown in Figure 2.12. The
output time is the intrinsic delay of the DIDC, D̃0, plus the time of the extra
virtual input. Thus, we can derive the delay between in2 and out, D̃in2→out as
follows.
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Figure 2.10: The operational amplifier in the subtracter.






For a weighted-adjusted DIDC chain, where the sizes of all delay cells
are “M : 1”, the delay of the n-th delay cell, D̃n can be written as follows.
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Figure 2.11: DIDC and weight-adjusted DIDC chain.
D̃n converges to (M + 1)/(M + 2)D̃0. If the second delay cell uses size “N : 1”
instead of M : 1, where N = M + 1, D̃2 = (M + 1)/(M + 2)Delay0, which is
the same with the final settled delay. Thus, a constant-delay characteristic can
be derived starting from the second delay cell, which can improve the linearity
of the delay line. In this work, we use M = 1 and N = 2. In the simulation
results, without any calibration technique, SNDR is 28.7 dB with sampling
rate 312.5 MHz, shown in Figure 2.3.
Figure 2.13 illustrates the block diagram of the second stage delay-line
ADC. First, the S/H circuit samples the differential outputs of the subtracter,
O+ and O−, and then the sampled signals are used to control the delay of the
27
Figure 2.12: DIDC with wight of M : 1.
delay cells. Finally, the number of delay cells the signal passes through is the
quantization result.
2.6 Simulation results
The proposed hybrid ADC is designed and simulated in a commercial
65 nm CMOS process. Table 2.1 summarizes the simulation results. It con-
sumes 1.6mW, and Table 2.2 shows the power consumption in each building
block. The differential non-linearity (DNL) and integral non-linearity (INL)
are shown in Figure 2.14, and the ranges of DNL and INL are 0.47/-0.2 LSB
and 0.52/-0.6 LSB, respectively. The high frequency simulation is done by ap-
plying a 43 MHz sinusoidal input. Figure 2.15 illustrates the spectrum of the
simulation result. The signal-to-noise-plus-distortion ratio (SNDR) and the
spurious free dynamic range (SFDR) are 55.6 dB and 68.5 dB, respectively,
which amounts to an effective number of bits (ENOB) = 8.94 bits.
Figure 2.16 shows the power and noise contributions of the proposed
28
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Latch and Logic Encoder
n bits
Figure 2.13: Delay-line ADC structure using DIDC.
hybrid ADC. Figure 2.16(a) illustrates that the 4-bit flash ADC including the
4-bit DAC, the residue amplifier and the delay-line ADC contributes 60%, 16%,
and 24%, respectively. Figure 2.16(b) depicts that noise is mainly contributed
from the quantization noise and the noise of the residue amplifier of the first-
stage ADC. It can be seen that the first-stage ADC consuming 76% of the
power contributes 75% of the noise, while the second-stage delay-line ADC
consuming 24% power contributes of the 25% noise.
To compare the hybrid ADC to other work in terms of power consump-





The FOM of the proposed hybrid ADC is 33.8 fJ/conversion-step at 96MS/s
and a 1.1 V supply. Table 2.3 shows the comparison between the proposed
29
Technology 65 nm CMOS
Supply Voltage 1.1 V
Sampling Rate 96 MS/s
Number of Bits 11
Differential input range 0.8 V p-p
SNDR @ 43 MHz 55.6 dB
SFDR @ 43 MHz 68.5 dB
Power Consumption 1.6 mW
Table 2.1: Performance summary of the hybrid ADC.
Flash ADC + DAC Subtractor Delay-line ADC
Power (µW) 956 264 380
Table 2.2: Power consumption of the components.
hybrid ADC and other state-of-the-art ADCs [3, 5, 10, 26, 43, 47]. It shows that
the hybrid ADC can achieve a competitive FOM with other state-of-the-art
ADCs.
2.7 Conclusion
In this chapter, we proposed a novel 11-bit hybrid ADC, consisting of
a 4-bit flash ADC followed by a 7-bit delay-line ADC. In this structure, the
error/noise in the second stage 7-bit delay line ADC is significantly attenuated


























































































































































































































































































Figure 2.14: Simulated DNL and INL.
of 33.8 fJ/conversion-step, which is competitive with other state-of-the-art
ADCs. The overall performance is not limited by the linearity issue of the
delay-line ADC.
The design trade-offs for each building block of the hybrid ADC are
discussed below. The guidelines about power/resolution trade-off are provided
in the following.
• Adding an extra bit of flash ADCs costs 8x in power. For each extra bit in
flash ADCs, the transistor width needs to be increased by 4x to maintain
the same matching among comparators. Also, the number of transistors
increases by 2x. Thus, an extra bit results in a power increment of 8x.
• Adding an extra bit of flash ADC reduces the power of the residue am-
plifier by half, which is explained as follows. From Equation 2.7, the
32


















SNDR = 55.6 dB
SFDR= 68.5 dB
Figure 2.15: Output spectrum of a 43 MHz sinusoid input.
noise is proportional to 1/β. When the number of bits of the flash ADC
is increased by 1, β is increased by 2x, and noise will be reduced by half.
It follows that power will also be reduced by half.
• Increasing the length of delay-line ADCs by 2x consumes 2x more power.
In Figure 2.5, the operation time of the delay-line ADC is relatively small
in a cycle. Increasing the operation time of the delay-line ADC results
in more power consumption.
Figure 2.17 shows the normalized power of the 11-bit hybrid ADC with
various partitions in number of bits used in the flash ADC and delay-line
ADCs. It indicates that the hybrid ADC with either 3-bit or 4-bit flash ADC
would have a better performance. Figure 2.18 illustrates the normalized power
of the hybrid ADC with different resolutions. For a given resolution, the blue
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Figure 2.16: (a) Power contributions and (b) noise contributions of the pro-
posed hybrid ADC.
line shows the normalized power when the number of the bits of the flash ADC
changes from 3 to 5 with the 7 bit delay-line ADC, while the red line depicts
the normalized power when the number of the bits of the delay-line ADC varies
from 6 to 8 with the 4-bit flash ADC. It suggests that to increase the overall
resolution, increasing the number of bits of the delay-line ADC is more power
efficient. On the other hand, to reduce the overall resolution, reducing the
number of bits of the flash ADC is more power efficient.
Furthermore, the proposed ADC inherits accuracy and power efficiency
from the flash ADC and the delay-line ADC, respectively. The advantages of
the Hybrid ADC are listed in the following.
• Compared with flash ADCs, the proposed hybrid ADC can achieve higher
resolution in a more power-efficient way. This is because increasing an
















Figure 2.17: The normalized power of the 11-bit hybrid ADC with different
resolution partitions.
brid ADC, this extra bit can be placed in the delay-line ADC which only
costs 2x increment in power.
• Compared with delay-line ADCs, the hybrid ADC can operate at a higher
speed. A 10-bit delay-line ADC can only run at a 25 MHz sampling rate,
assuming that the delay per cell is ∼ 40 ps. The proposed hybrid ADC,
however, can run at ∼ 100 MHz sampling rate using the same delay cells.
However, the hybrid ADC has some limitations. For example, delay
cells are sensitive to process variation, a residue amplifier is needed, and the
input range is critical to delay-line ADCs. These are discussed in the following.
• Delay cells are sensitive to process variation. In Section 2.8, the impact

















Figure 2.18: the normalized power of the hybrid ADC with different resolu-
tions.
In different process corners, the delay per cell may have a 10% difference.
This causes a gain error in the second-stage delay-line ADC such that
the overall performance degrades.
• A residue amplifier is still needed, which cannot be scaled well with
process advances.
• The input range is critical to delay-line ADCs. A large input range
may cause harmonic distortion. A small input range requires a longer
conversion time to achieve the same resolution.
With the advances in technology scaling, errors caused by process vari-
ation and distortions can be mitigated by calibration. Requirements for the
residue amplifier can also be potentially relaxed when calibration is applied.
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Scaling SNR- Matching- Delay-line






Supply Voltage 1/S 1/S 1/S
Speed 1 1 S
Power S 1/S2 1/S2
Table 2.4: Scaling of Mixed-Signal Circuits [7].
Table 2.4 shows the impact of scaling on mixed-signal circuits [7].
With process advances, device parameters are affected. When channel length
shrinks, oxide thickness needs to become thinner in order to maintain the same
control for the gate terminal over the channel. Consequently, supply voltage
needs to be reduced to prevent gate oxide from breakdown. Therefore, tech-
nology scaling influences the performance of both analog and digital circuits.
A flash ADC, a residue amplifier and a delay-line ADC are 3 main building
blocks in the proposed hybrid ADC, and they belong to the matching-limited,
SNR-limited, and digital circuit scaling scenarios in Table 2.4, respectively.
Delay-line ADCs completely benefit from technology scaling in terms of power
and speed, while flash ADCs can only reduce their power due to matching
among comparators. Also, by the use of calibration as discussed above, the
design of the residue amplifier is relaxed and its power consumption can be
reduced. Therefore, the overall power and speed can be improved with tech-
nology scaling.
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2.8 Appendix: mismatch of the delay-line ADC due to
PVT variation
The PVT variation may cause a gain error in the second-stage delay
line ADC. In this analysis, we assume that the first-stage ADC is ideal. With
a gain error, b1, the quantization result of the delay line ADC, x2 can be
simplified as follows.
x2(vin) = b1vin + b3v
3
in + e2
In Figure 2.2, we know that the input of the delay-line ADC, v′in = 8e1. Thus,
the quantization result, x2 can be written as follows.
x2(v
′




Then, the overall output, xout can be derived as follows.
xout(vin) = vin + (1− b1)e1 + 82b3e31 + e2/8.
= vin + (1− b1)e1 + 4× 82 × b1 × HD3× e31 + e2/8




= −29 dB. Thus, we know that the resolution at the
output is limited by the gain error of the second-stage ADC, NS0 = (1−b1)e1,
the harmonic distortion of the second-stage ADC, NS1 = 256× b1×HD3×e31,
and the quantization noise of the second-stage ADC, NS2 = e2/8. Normally,
b1 ≈ 1. However, the process variation may result in b1 6= 1. But, we can still
adjust m = NT (max(vin))−NT (min(vin)) so that b1 ≈ 1. Then, we can derive
the same result of xout as Equation 2.9 as follows.
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xout(vin) = vin + 256× HD3× e31 + e2/8
Table 2.5 shows the simulation results in 3 different process corners and
temperatures 27oC and 70oC. With the temperature and process variation, the
SNDR may have a 10 dB decrement. Nonetheless, with a pre-calibration of
the m-value adjustment, the SNDR only changes within 1 dB. Therefore, with
the m-value adjustment, the impact of the process and temperature variations












































































































































































Digital Calibration for a Delay Line ADC
Using Harmonic Distortion Correction
3.1 Background
With continued advances in integrated circuit fabrication technology,
operation speed, area, and power have been significantly improved. Mean-
while, many accompanying complex effects impede analog circuit scaling [16,
21, 24]. In addition, voltage scaling causes noisier signals, and the relatively
high threshold voltage squeezes the available signal headroom in a sophisti-
cated analog design. The increased density and speed of the transistors can,
however, be exploited by using digital calibration to improve the precision of
analog circuits. Digitally supported analog is now becoming a mainstream
design practise, and can be viewed as a powerful “design-for-test” methodol-
ogy for analog circuits, for use both after manufacturing and in the field [21].
Therefore, a digital calibration technique is discussed to remove the noise/error
of delay-line ADCs in this chapter.
Digital calibration techniques have been widely used to estimate and
cancel error/distortion in pipeline ADCs [9, 29, 30, 35]. In [9], the least mean
square method was used to digitally measure error of pipelined ADCs. In [35],
The project is supervised by Jacob A. Abraham. [21] H.-C. Lee and J. A. Abraham,
”Digital Calibration for 8-bit Delay Line ADC Using Harmonic Distortion Correction,”
Asian Test Symposium (ATS), pp. 128− 133, 2013
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a digital calibration technique was proposed to estimate the gain error of am-
plifiers in a pipelined ADC. Finally, Panigada and Galton presented a dig-
ital background calibration technique, called harmonic distortion correction
(HDC), to measure distortion introduced by residue amplifiers in pipelined
ADCs and cancel it [29, 30].
In order to improve the linearity of delay-line ADCs, we extend HDC to
digitally measure and cancel the gain error and the third harmonic distortion
of a delay line ADC, since the simulation results show that the signal-to-noise-
plus-distortion ratio (SNDR) of the delay line ADC is limited by the third
harmonic distortion. The simulation results show that HDC, which signifi-
cantly improves SNDR from 25.6 dB to 42.5 db by averaging 227 points which
corresponds to a 0.86 second calibration time, strongly supports the scala-
bility of delay line ADCs and their improved performance in further scaled
fabrication processes.
The remainder of this chapter is organized as follows. Section 3.2 dis-
cusses the noise and distortion analysis of delay-line ADC. Details of our digital
calibration technique are discussed in Section 3.3, and convergence time analy-
sis is described in Section 3.4. Section 3.5 gives the simulation results. Finally,
the concluding remarks are given in Section 3.6.
3.2 Noise and Distortion of Delay Line ADCs
To illustrate the noise and distortion of delay-line ADCs, we consider
the first three harmonic distortions introduced by the delay line ADC, since
Figure 3.1 also shows that the first three harmonic distortions of the delay
line ADC limit the overall resolution, while other harmonics except the fifth
harmonic distortion are under the noise floor. In addition, the fifth harmonic
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distortion would not limit the overall performance even when the third har-
monic distortion is completely removed, since the total of other noise (-45.6
dBFS) is larger than the fifth harmonic distortion (-50.1 dBFS). Note that,
although in Figure 3.1 the second harmonic distortion does not limit the over-
all performance, delay line ADCs digitize the input signal which includes a
differential voltage and a common mode voltage. This section will discuss the
impact of the common mode voltage on the first three harmonic distortions.


















SNDR = 25.6 dB
SF R = 25.7 dBD
Figure 3.1: The spectrum of an 8 bit delay ADC.
Let f denote the distortion function, and f is defined as follows.
f(v) = a1v + a2v
2 + a3v
3
Then, the output of a delay line ADC is v + a1v + a2v
2 + a3v
3 + eq, when
applying input v, where eq is the quantization noise. Let vcm and vd denote
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the common mode voltage and the differential voltage of input. Then, the
differential outputs, vo+ and vo− can be expressed as follows.




























where eq+ and eq− denote the quantization noise of the delay line with respect
to vo+ and vo−, respectively. Thus, the differential output, vo = vo+ − vo− can
be derived as follows.
vo = (1 + a1)vd + a2(vcm +
vd
2











where eq denotes the quantization noise of the differential delay line ADC. vo
can further be simplified as follows,
















Thus, we know the common voltage vcm may degrade the input signal, but
the second harmonic distortion can also be cancelled in differential delay line
ADCs. Therefore, the distortion function can be simplified as follows.
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f(vd) = α1vd + α3v
3
d (3.1)
which is a function of the differential voltage, vd. Note that the effect of the
common mode voltage, vcm is formulated into α1. Thus, if v is the differential
input voltage of a delay line ADC, then its corresponding quantization result
will be v + f(v) + eq = v + α1v + α3v
3 + eq.
In the next section, we will discuss the process of extracting α1 and α3
by extending HDC [29, 30], and then use the extracted coefficients to correct
the error/distortion of delay line ADCs.
3.3 Details of Digital Calibration
Figure 3.2 is a diagram of the digital calibration technique. The differ-
ential inputs of the delay line ADC are vi+(nTs) and vi−(nTs) whose sampled
values are v[n] and −v[n], respectively, where Ts denotes the sampling period.
A set of 3 uncorrelated pseudorandom digital calibration sequences, t1[n], t2[n],
and t3[n], each of which takes on values of ±A, is zero-mean and independent
of the input of the delay line ADC, is added to the input of the delay line
ADC. Thus, during calibration, the two inputs of the delay line ADC are
v[n] + t1[n] +t2[n] + t3[n] and −v[n]− t1[n] −t2[n] −t3[n], respectively. From
Equation 3.1, we can derive the differential output of the delay line ADC
which equals 2× [(1 + α1) (v[n] + t1[n] + t2[n] +t3[n]) + α3(v[n] + t1[n] + t2[n]
+t3[n])
3] + eq. Thus, the input to digital calibration logic is
y[n] = (1 + α1)z[n] + α3(z[n])












Figure 3.2: The digital calibration technique.
where z[n] = v[n] + t1[n] + t2[n] + t3[n].
The purpose of the digital calibration technique is to estimate α1z[n]
and α3(z[n])
3, with which to cancel the linear and third-order distortions in the
delay line ADC. To estimate α1 and α3, correlating y[n] against the calibra-
tion sequences t1[n] and t1[n]t2[n]t3[n] are used, respectively. The correlation
involves multiplying the digital sequence
s[n] = v[n] + α1z[n] + α3(z[n])
3 + eq/2
by t1[n] and t1[n]t2[n]t3[n] when estimating α1 and α3, respectively, since
the calibration sequences t1[n], t2[n] and t3[n] are zero-mean, uncorrelated
with each other, and independent of the delay line ADC input signal. Thus,
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t1[n]t2[n]t3[n] is uncorrelated with all of the terms in s[n] except the term
3!× (t1[n]t2[n]t3[n])α3. Consequently, the average of s[n]× t1[n]t2[n]t3[n] over
n can be derived as follows.
s[n]× t1[n]t2[n]t3[n] = 3!× A2×3α3
where A is the value of |ti[n]|. The digital calibration logic multiplies s[n]× t1[n]t2[n]t3[n]
by κ3 = A
−2×3/(3!) to obtain γ3 which is an estimate of α3. Then, γ3 is mul-
tiplied by (y[n])3 to obtain an estimate of α3(v[n])
3.






Therefore, the average of s[n]× t1[n] over n can be also derived as follows.
s[n]× t1[n] = α1A2 + 7α3A4 + 3α3A2(v[n])2.
After being multiplied by κ1 = A
−2, γ1 = κ1 × s[n]× t1[n] converges to α1
+ 7α3A
2 + 3α3(v[n])2. An unwanted term 3α3(v[n])2 exists in s[n]× t1[n].
η2 = (s[n])2 is used to approximate (v[n])2. Therefore, the relation between


































Therefore, the corrected quantization result of the delay line ADC, xout, can






























where z[n] = v[n] + t1[n] + t2[n] + t3[n] and the quantization noise, eq is not
shown in the above equation.
From Equation 3.8, we know that the linear and third-order distortions
have been removed, and the introduced fifth and higher order distortion terms
in xout are comparatively small and can be neglected.
As mentioned in [29, 30], HDC is a background calibration technique
which estimates the linear and third harmonic distortion coefficients, α1 and
α3 during normal operation of the ADC. In addition, the selection of the
value of |ti|, A significantly influences the convergence time of α1 and α3 and
the correction result. Thus, in the simulation, A is set to VFS/50, where
VFS = max(vin) − min(vin) which improves SNDR by 16.9 dB with only 227
samples which corresponds to a 0.86 second calibration time.
3.4 Convergence time analysis
The convergence time analysis of HDC for the pipelined ADC calibra-
tion has been done by Panigada and Galton in [30] and the following illustrates
briefly the convergence time analysis for the delay-line ADC calibration.
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1, if t1[n]t2[n]...tk[n] > 0
−1, otherwise
and P is the number of samples averaged by the averager blocks. If the
averagers are ideal, γk would converge to its ideal value, γk|ideal. However, P
is finite in any practical averager, so the mean squared value of the estimation
error, i.e., E{(γk − γk|ideal)2}, is used to quantify the estimation error. By the
definition, c[n] is a white random sequence with zero mean and unity variance,
and independent of the input signal. With A set to VFS/m, We can derive
E{(γk − γk|ideal)2} as follows.


















where m is a design parameter, and u[n] equals s[n] minus the terms that are
correlated with c[n]. Since VFS > u[n], Equation 3.6 is a function of 1/P ,
which has the form of a bounded sequence divided by P . Hence, as expected,
it implies that the mean squared error goes to zero, when P →∞.
The required convergence time is the minimum value of P for which
the HDC logic is able to measure all the αk values with sufficient accuracy.
Equation 3.6 gives insight into which terms affect the required converge time.
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For example, the mean squared estimation error for a given P gets worse as
m increases. But, a smaller m reduces significantly the dynamic range of the
delay-line ADC and results in that (s[n])2 cannot be a good estimation of
(v[n])2. Also, when k is increased, the mean squared estimation error for a
given P gets worse. The simulation results also show that the convergence
time of α3 is much longer than the convergence time of α1. Note that α3 = γ3
and α1 are derived directly from γ1 and γ3. The convergence time of γ1 and γ3
directly influence the convergence time of α1 and α3. However, a closed-form
expression for the required convergence time is unknown. Hence, the m value
and the required convergence time are determined by computer simulation on
a case-by-case basis.
3.5 Simulation results
In order to demonstrate the calibration result of a delay-line ADC us-
ing the harmonic distortion correction technique, a delay line ADC with 256
delay cells is implemented and simulated in a commercial 65nm process. Fig-
ure 3.3 illustrates the block diagram of the delay line ADC used in this work.
First, the S/H circuit samples the differential inputs vi+ and vi−. After adding
pseudo random numbers,
∑3
i=1 ti by a switched-capacitor circuit, the differen-
tial signals to the delay-line are vi+ +
∑3
i=1 ti and vi−−
∑3
i=1 ti, which are used
to control the delay of the delay cells. Finally, the delay line quantizes input
to the digital quantization result, which is the number of delay cells the signal
passes through. Note that the S/H circuit is a switched-capacitor circuit with
a bootstrapped switch [2] which can maintain the on-resistance of the switch
at a small value, such that the switch linearity is improved.





Length of delay line 256 cells




Table 3.1: The summary of the simulation result without enabling harmonic
distortion correction.
the speed, and the resolution of the delay line ADC. The delay cell used in
this work is the dual-input delay cell (DIDC), and the delay line is a weight-
adjusted DIDC chain [37]. The details of the DIDC are described in Sec-
tion 2.5.4.
Table 3.1 shows the summary of the simulation results before enabling
the digital calibration technique. The sampling rate is 156.25 MHz, and the
differential peak-to-peak input range is 0.8 volt. The high frequency simulation
is done by applying a 75 MHz sinusoid wave. SNDR is 25.6 dB, while SFDR
is 25.7 dB. Figure 3.4(a) shows the spectrum of the delay line ADC before
enabling the digital harmonic distortion correction. The overall performance
is limited by the third harmonic distortion.
Figure 3.4(b) shows the spectrum of the delay line ADC after enabling
the digital harmonic distortion correction. Compared with the spectrum before
correction, the third harmonic distortion is significantly reduced. SNDR and
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Latch and Logic Encoder
n bits
Figure 3.3: Delay-line ADC structure using DIDC.
SFDR are drastically improved to 42.5 dB and 45.4 dB, respectively. Note
that in Figure 3.4(b), the fifth harmonic distortion does not limit the overall
performance, since SNDR without considering the fifth harmonic distortion is
42.5 dB. Therefore, removing the fifth harmonic distortion would not further
improve the overall SNDR.
Figure 3.5 shows the plot of the simulated SNDR and SFDR vs. the
number of points averaged in the harmonic distortion correction. The ex-
tracted α1 and α3, generated by averaging more than 2
26 points and used to
calibrate the delay-line ADC, can achieve a SNDR more than 40 dB. It sug-
gests the minimum number of averaged points to achieve a SNDR more than
40 dB is 226 which corresponds to approximately 0.43 second calibration time.
Figure 3.6 illustrates the plot of the figure of merit (FOM) vs. the number
of points averaged. FOM is a quantity used to characterize the performance
of ADCs in terms of power consumption, sampling rate and resolution, and
defined as follows [42].
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T=27oC T=70oC
SNDR (229) Conv. SNDR SNDR (229) Conv. SNDR
Nominal > 40 dB 40.86 dB > 37 dB 38.52 dB
Weak > 39 dB 39.03 dB > 39 dB 40.63 dB
Strong > 36 dB 38.16 dB > 34 dB 35.01 dB
Table 3.2: The SNDR after taking more than 229 averaging points and the
convergence SNDR when taking 237 averaging points at temperatures, 27oC




In Figure 3.6, after averaging 227 samples, the FOM is greatly improved from
403.0 fJ/conversion-step to 57.8 fJ/conversion-step which compares well with
most state-of-the-art ADCs. Note that the power calculation does not include
the power of the digital calibration, but the power of the calibration is much
less than the power of the delay line ADC, since the calibration circuitry is
digital.
Furthermore, in real applications, the input signal would not be a pure
sinusoidal wave, and different random inputs may result in different calibra-
tion results. Figure 3.7 shows the SNDR histogram of enabling the harmonic
distortion correction after taking 229 averaging points, where the mean is 40.22
dB, and the variance is 4.67. This indicates that, with different inputs, HDC
can also cancel distortions greatly. Also, the speed of cells may be different
due to temperature and process variations. Thus, a random signal is injected
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at the input and simulated with different process corners and different temper-
atures. Table 3.2 shows the SNDR after taking more than 229 averaging points
and the convergence SNDR when taking 237 averaging points at temperatures,
27oC and 70oC, with different corners. It shows that HDC can still remove
distortions effectively at different temperatures and different process corners.
3.6 Conclusion
In this chapter, we extend the harmonic distortion correction technique
for the calibration of a delay line ADC. In the simulation results, calibration
can achieve a SNDR of 42.5 dB and a SFDR of 45.4 dB, compared with the
original SNDR of 25.6 dB and the original SFDR of 25.7 dB. Therefore, with
the harmonic distortion correction, a delay-line ADC can easily obtain an effec-
tive number of bits greater than 4 bits, since current reported delay line ADCs
can barely obtain a resolution of more than 4 bits. This technique strongly
supports the scalability of delay line ADCs and their improved performance
in further scaled fabrication processes.
3.7 Appendix: Mismatch analysis
In this section, the mismatch analysis is given, since mismatch may
occur in long delay lines. Let f1 and f2 denote the distortion function of two
delay lines, respectively, and f1 and f2 are defined as follows.
f1(v) = a0 + a1v + a2v
2 + a3v
3




Thus, the differential outputs of the delay-line ADC, vo+ and vo−, equal
a0 + v + a1v + a2v
2 + a3v
3 and b0 − v − b1v + b2v2 − b3v3, respectively.
Then, we can derive the output of the delay-line ADC as follows.
vo+(v)− vo−(−v) = (a0 − b0) + 2v + (a1 + b1)v + (a2 − b2)v2 (3.7)
+ (a3 + b3)v
3
From Equation 3.7, we know that the mismatch between two delay
lines introduces an offset and second harmonic distortion, which cannot be
removed by the digital calibration technique described in Section 3.3. From
Equation 3.7, we know that
vo+(0)− vo−(0) = a0 − b0
vo+(v)− vo−(−v) = (a0 − b0) + (a2 − b2)v2
We can obtain that
a0 − b0 = vo+(0)− vo−(0)
a2 − b2 =
vo+(v)− vo−(−v)− vo+(0)− vo−(0)
v2
where v2 can be estimated by y2. During correction, where the calibration
sequences t1, t2, and t3 are injected, we can first remove the offset , a0 − b0,
and derive that the input to digital logic equals




where z[n] = v[n] + t1[n] + t2[n] + t3[n], α1 = (a1 − b1)/2, α2 = (a2 − b2)/2,
and α3 = (a3− b3)/2. As discussed in Section 3.3, when estimating α1 and α3,
s[n]× t1[n] and s[n]× t1[n]t2[n]t3[n] are used. Considering mismatch between
the delay lines, s[n] equals
s[n] = v[n] + α1z[n] + α2(z[n])
2 + α3(z[n])
3 + eq/2
We know that α2(z[n])
2 is uncorrelated with t1[n] and t1[n]t2[n]t3[n], so we can
derive
s[n]× t1[n]t2[n]t3[n] = 3!× A2×3α3
s[n]× t1[n] = α1A2 + 7α3A4 + 3α3A2(v[n])2.
which are the same as that without considering match. Therefore, the digital
calibration technique can still be applied to estimate and remove the gain error













where α2 = (a2 − b2)/2, and η2 = (s[n])2. Therefore, with considering mis-
match, the harmonic distortions can also be reduced significantly.
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(a)


















SNDR = 25.6 dB
SF R = 25.7 dBD
(b)


















SNDR = 42.5 dB
SF R = 45.4 dBD
Figure 3.4: The spectrum of the delay line with a 75 MHz sinusoid input (a)
before enabling digital harmonic distortion correction and (b) after enabling
digital harmonic distortion correction.
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Figure 3.5: Simulated SNDR and SFDR versus the number of points averaged
in the harmonic distortion correction.




















Figure 3.6: FOM versus the number of points averaged in the harmonic dis-
tortion correction.
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In this chapter, we present a multiple-pass delay-line ADC to improve
the overall ADC performance in terms of resolution and speed. The multi-
pass structure has been widely used in the phase-lock loop (PLL) [12]. The
voltage-controlled-oscillator (VCO) is the most important component in the
PLL. A CMOS VCO can be realized by ring structures, relaxation circuits or
an LC resonant circuit. Ring oscillators are one of straightforward implemen-
tations which can provide multiple output phases and wide tuning ranges with
less die area. In order to explore the maximum frequency levels of ring oscilla-
tors, several architectures, such as subfeedback loops [39], output-interpolation
methods [38], multiple-feedback loops [19], and dual-delay paths [23, 31], are
studied. The multiple-pass loop is one of the popular designs to improve the
maximum frequency. Therefore, in this chapter, we introduce a delay-line ADC
which uses the multiple-pass structure to improve the speed of delay cells and
also a phase interpolation technique is employed to increase the number of the
bits of the ADC. The prototype circuits were simulated in a commercial 40nm
CMOS process, and achieved an SNDR 37dB with power consumption 4.2mW
and 500 MHz sampling rate.
The remainder of this chapter is organized as follows. The multiple-pass
delay line is discussed in Section 4.2. Section 4.3 illustrates the phase interpo-
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Figure 4.1: N-stage multiple-pass ring oscillator.
lation technique. Section 4.4 gives the simulation results. Finally, concluding
remarks are given in Section 4.5.
4.2 Multiple-Pass Delay Line
As mentioned in the previous section, the multiple-pass loop is a pop-
ular structure to increase the maximum frequency of the ring oscillators in
PLL. Figure 4.1 shows an N-stage ring with the multiple-pass loop structure.
In this structure, an auxiliary feedforward path is added to accelerate the
speed of each stage. A set of additional secondary inputs, S+ and S-, can be
early triggered such that the delay of the delay cell is reduced and less than
the minimum delay of the delay cells. The inputs from the previous stages
are switched during the operation. In [12], a 5.9 GHz tuning frequency was
achieved in a 0.18 µm CMOS process. This concept can be easily applied to
the analog-to-digital conversion by breaking the ring into a delay line.
In this chapter, we present a delay line ADC which uses the multiple-



























Figure 4.3: The diagram of voltage-to-delay-to-digital ADCs.
added in front of the multi-pass delay line, and the first two delay cells, A1
and A2 receive signals from the inverters. When a conversion starts, the sig-
nals, φ, φ, pass through inverters and then arrive the multiple-pass delay
line. The first and second delay cells can also be pre-triggered by the outputs
of inverters, such that the delay of the subsequent delay cells becomes sta-
ble quickly. The structure of the delay-line ADC used in this chapter is the
voltage-to-delay-to-digital conversion, shown in Figure 4.3. In this structure,
the quantization result is the number of the voltage-controlled delay cells a
signal passed through in a given time, T . The number of bits is defined as
follows.
R ≈ log2 T |Va − Vb| ×




where [Va, Vb] is the interest of the input voltage range, D(V ) is the delay per
cell, and V ∗ is a constant in [Va, Vb] [24, 44]. Equation 4.1 shows that increasing
T and the interest input range, [Va, Vb] can improve the number of bits, R.
However, increasing T implies decreasing sampling rate, and extending the
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input range, [Va, Vb], causes a linearity issue. Thus, it is necessary to reduce
D(V ) to improve the overall performance. Unfortunately, the delay of delay
cells is limited by the process technology. The multiple-pass structure, on the
other hand, provides a way to overcome the limit of the process technology.
Also, phase interpolation is used in this work to improve the time resolution
and is discussed in Section 4.3.
4.3 Phase Interpolation
Figure 4.4: Single-ended to differential phase interpolation scheme
Phase interpolation is attractive and widely used in VCOs to increase
the time resolution. A VCO with N differential delay cells has 2N phases.
Phase interpolation technique can obtain more phases while the frequency is
maintained. Figure 4.4 shows a single-ended to differential phase interpolation
scheme [18]. Positive and negative signals are chosen from two neighboring
delay cells to generate a new phase, where two signals intersect. However, it
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requires extra comparators which need more area and more power.
Figure 4.5: Proposed phase interpolation scheme
In this work, we use the phase interpolation scheme, shown in Fig-
ure 4.5. Both positive and negative outputs of delay cells are used to generate
phases. Two phases are generated at the locations where positive and negative
signals intersect with the threshold voltage of latches, Vt. No comparators are
required. Note that the positive and negative outputs need to change at dif-
ferent times. Figure 4.6 shows the multiple-pass delay cell used in this work,
where P+ and P− are primary inputs, and S+ and S− are the secondary
inputs which receive earlier trigger signals. At the beginning of the operation,
S+ and S− change from low to high and from high to low, respectively, while
P+ and P− stay low and high, respectively. O+ starts to change slowly from
high to weak high. When P+ and P− change from low to high and from high
to low, respectively, O+ changes to high immediately, while O− becomes weak
high. When the high voltage at O+ propagates to M1 via M3, whose speed is
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controlled by Vc, O− changes to low. Then O+ and O− are connected to P−
and P+ of the next delay cell, respectively. In this structure, an extra phase
can be generated, since O+ and O− change at different times.
Figure 4.6: The multiple-pass delay cell.
4.4 Simulation results
The proposed multiple-pass delay-line ADC is designed and simulated
in a commercial 40 nm CMOS process. Table 4.1 shows the summary of the
simulation results. The high frequency simulation is done by applying a 173
MHz sinusoidal input. In order to increase resolution, the phase interpolation
technique, described in Section 4.3, is used. Figure 4.7(a) illustrates the spec-
trum of the simulation result with the phase interpolation technique, while
Figure 4.7(b) shows the spectrum without phase interpolation. With phase





Number of Bits 7
Differential input range 0.8V p-p
SNDR @ 173 MHz 37.0dB
SFDR @ 173 MHz 45.0dB
Power Consumption 4.2mW
Table 4.1: Performance summary of the multiple-pass delay-line ADC.
ratio (SNDR) and the spurious free dynamic range (SFDR) are 37.0 dB and
45.0 dB, respectively, which provide an effective number of bits (ENOB) =
5.86 bits.
To compare the multiple-pass delay line ADC to other work in terms of





The FOM of the proposed multiple-pass delay-line ADC is 0.145 pJ/conversion-
step at 500MS/s and a 1.1 V supply. Table 4.2 shows the comparison between
the proposed multiple-pass delay-line ADC and other state-of-the-art ADCs.
It shows that the multiple-pass delay-line ADC can achieve a competitive FOM








































































































































































































































































































































In this work, we proposed a 7-bit multiple-pass delay-line ADC. In our
simulation results, the SNDR and SFDR are 37.0 dB and 45.0 dB. In order to
increase phases, phase interpolation technique is used. The SNDR is improved
from 34.2 to 37.0 dB after applying phase interpolation. No calibration tech-
nique is used. As a result, the multiple-pass delay-line ADC with the phase
interpolation technique can resolve the linearity issue of delay-line ADCs.
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SNDR = 37.0 dB
SFDR= 45.0 dB
(a)

















SNDR = 32.7 dB
SFDR= 44.2 dB
(b)
Figure 4.7: Output spectrum of a 173 MHz sinusoid input. (a) With phase




In this dissertation, we introduced a novel architecture, digital calibra-
tion techniques, and a multiple-pass delay line ADC to improve the linearity
of delay-line ADCs, since delay-line ADCs are becoming more and more at-
tractive when process dimensions shrink to nano scales. These architectures
and techniques significantly lessen the impact of the non-linearity of delay-line
ADCs on the overall ADC performance.
First of all, the proposed hybrid ADC, a 4-bit flash ADC followed by a
7-bit delay-line ADC, significantly reduces the noise of the second-stage delay
line ADC in the output of the hybrid ADC. The achieved FOM, 33.8 fj/conv-
step, is competitive with that of state-of-the-art ADCs.
Secondly, in order to remove the harmonic distortion of delay-line ADCs,
we extend HDC to digitally calibrate a delay-line ADC. The simulation results
shows thtat the SNDR is improved from 25.6 dB to 42.5 dB after averaging
227 sample points which corresponds to an 860 milliseconds calibration time.
Last, a multiple-pass delay line ADC with a phase interpolation tech-





6.1 Performance improvement for the Hybrid ADC
In Chapter 2, we presented a Hybrid ADC, where a 4 bit flash ADC
is followed by a 7 bit delay-line ADC. Simulation results show the power of
the pre-amplifiers dominates the overall power consumption. The tail current
of the pre-amplifiers is biased at 47 µA. Thus, a power-saving technique is
adopted by setting the bias voltage to 250 mV, which can reduce the tail
current to 5 µA. However, this method also increases the complexity of the
design.
In order to simplify the design and further reduce the overall power
consumption, several possible future research directions should be considered.
First, a dynamic comparator with a current source [20], shown in Figure 6.1, is
used instead of a regenerative latch. The dynamic comparator with a current
source has been proven successfully to derive a 10-bit resolution [25]. Thus, we
believe that using the dynamic comparator with a current source to replace the
regenerative latch can significantly reduce total power, since the pre-amplifiers
in the first-stage flash ADC are no longer needed.
Another direction is a two-stage delay-line ADC, where a 4-bit de-
lay line is substituted for the original 4-bit flash ADC. Figure 6.2 shows the
diagram of the two-stage delay-line ADC, where a 4-bit delay line ADC is
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Figure 6.1: Dynamic comparator with a current source.
followed by a 7-bit delay-line ADC. Although the 4-bit delay introduces er-
ror/distortion, the 4-bit DAC can provide an accurate result to the second
stage, and then the second-stage ADC generate a finer result, which can cor-
rect the error/distortion generated in the first-stage delay-line ADC. Also, in
[13], the authors show that the noise of the sub-DAC limits the performance
of pipelined ADCs. Therefore, we expect that the two-stage delay-line ADC
can also greatly improve the overall power consumption without sacrificing
resolution.
6.2 Convergence time reduction for digital calibration
In Chapter 3, we extended the harmonic distortion correction technique








Figure 6.2: The two-stage delay-line ADC architecture.
the harmonic distortion correction technique, the SNDR is significantly im-
proved to 42.5 dB by averaging 227 points, which corresponds to a 0.86 second
calibration time. However, the convergence time is still a concern. A longer
calibration time implies larger power consumption and a longer start-up time.
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